

# FORMATION OF CONTACTS AND INTEGRATION WITH SHALLOW JUNCTIONS USING DIBORIDES OF Ti, Zr AND Hf

R. Ranjit<sup>1</sup>, W. Zagodzdon-Wosik<sup>1</sup>, I. Rusakova<sup>2</sup>, P. van der Heide<sup>3</sup>, Z.-H. Zhang<sup>2</sup>, J. Bennett<sup>4</sup> and D. Marton<sup>5</sup>

<sup>1</sup>ECE Department, University of Houston 4800 Calhoun Rd, Houston, TX 77204, USA

<sup>2</sup>Texas Center for Superconductivity and Advanced Materials, University of Houston 4800 Calhoun Rd, Houston, TX 77204, USA

<sup>3</sup>Chemistry Department, University of Houston, 4800 Calhoun Rd, Houston, TX 77204, USA

<sup>4</sup>International SEMATECH, 2706 Montopolis, Austin, TX, USA

<sup>5</sup>Dept of Radiology, UTHSCSA, 7703 Floyd Curl Drive, San Antonio, TX 78229-3900, USA

Received: December 15, 2004

**Abstract.** Metallic diborides TiB<sub>2</sub>, ZrB<sub>2</sub> and HfB<sub>2</sub> were used for the formation of contacts integrated with ultra shallow junctions required in deep submicron devices in integrated circuits. The films were deposited by electron-beam evaporation on an oxide free surface of both p- and n-type Si. Rapid thermal processing (RTP) in N<sub>2</sub> ambient was performed using temperatures up to 1100 °C and time up to 30 s. Electrical characterization of the films was done using sheet resistance measurements, which show decreasing resistance with increasing thermal budget of the annealing processes. Test structures on p-type Si were fabricated to determine contact resistance before and after the annealing processes. The borides form ohmic contacts on p-type Si after deposition and improve their ohmic behavior after annealing; specific contact resistivity decreases with temperature. On n-type Si, the formation of Schottky diodes was determined by current-voltage (I-V) and capacitance-voltage (C-V) measurements for as deposited and annealed structures.

A set of complementary material testing including X-ray photoelectron spectroscopy (XPS), x-ray diffraction (XRD), secondary ion mass spectroscopy (SIMS), cross-section transmission electron microscopy (TEM), and Rutherford Backscattering (RBS) was done to determine stoichiometry, composition, and crystallographic structure of the processed films. All boride films showed recrystallization, which increases with thermal budget of the annealing processes, as identified by XRD and by TEM with electron diffraction. Material studies show very high thermal stability of the diborides if their composition is stoichiometric. However, this stability deteriorates in nonstoichiometric layers, which leads to larger than desired B outdiffusion clearly detected by SIMS results.

## 1. BACKGROUND AND MOTIVATION

CMOS devices scaled down to deep 0.1 μm dimensions [1,2] require ultra shallow junction depths in the source and drain (S/D) regions with abrupt dopant profiles. The International Roadmap for Semiconductors (ITRS) predicts aggressive scaling of the junction down to 13.8 nm in 2007. Such very shallow junctions lead to parasitic resistances in metal oxide semiconductor field effect transistors

(MOSFET), which have to be alleviated by using high surface concentrations [3]. However, difficulty in realization of such a schemes prompted theoretical verification of the posted requirements [4]. It now became more evident that it is in fact possible to relax these stringent needs for the profile abruptness from 0.5 nm/dec to 2 nm/dec and face only small penalty of a 1% degradation of  $I_{on}$  at fixed  $I_{off}$ . In addition, the larger profiles' abruptness leads to degradation of the  $V_T$  roll-off and increased drain in-

---

Corresponding author: W. Zagodzdon-Wosik, e-mail: wwosik@uh.edu

duced barrier lowering (DIBL) due to charge sharing [5].

Fabrication of very steep ultra shallow and highly doped junctions is difficult due to enhanced diffusion (transient enhanced diffusion TED [6] and B enhanced diffusion BED [7]) and low dopant activation (down to 25% [8]) even for flash [9] or laser annealing [10]. Requirements for low resistive and extremely shallow S/D regions call for more conductive materials than even highly doped silicon. Such candidates include SiGe alloys [11-14] which show significantly reduced electrical resistivity ( $\rho_{min} = 300 \mu\Omega\text{cm}$ ) and contact resistance as low as  $1.5 \cdot 10^{-8} \Omega\text{cm}^2$ . It appears that the challenges of junction fabrication will be alleviated in SOI [15] devices because junctions will be controlled by the Si thickness. Another currently available solution is silicon on nothing (SON) [16,17] where shallow doping is confined to the thin Si layer or is limited by dielectric pockets [18] also efficiently improves device operation.

Formation of contacts [19] is another fabrication challenge to ensure small contact resistance and low leakage currents, which can be degraded by silicon consumption during silicidation of shallow junctions. Even with monosilicides contacts such as NiSi, further device scaling will require elevated S/D regions for lowering parasitic resistances [20] and for making shallow junctions immune to short channel effects (SCE). In the near future, contact resistance  $R_{co}$ , will dominate total parasitic resistance [21,22] and its role in device degradation will increase with device scaling. At the 70 nm node, 70% of the resistance will come from the contact resistance rather than from the accumulation resistance of the S/D regions. Since contact resistance decreases with lowering barrier heights and increasing dopant concentrations at the interface, it appears that SiGe, due to its smaller energy bandgap compared to Si can effectively decrease contact resistance via reduced barrier heights. However, process integration issues of shallow junction and contact formation by silicidation are also difficult [23].


Another option comes from the revived concept of Schottky contacts used in the S/D regions [24] with much smaller parasitic resistances, proposed to improve scaling down devices to 27 nm channel length [25]. However, it is still hindered by technological difficulties related to low barriers materials required for contact formation in P- and NMOS transistors and low leakage currents [26-28].

In this work we tested the possibility of implementation diborides of transition metals for contact

formation and/or their integration with ultra shallow junctions. They have the lowest bulk resistivity values of all borides i.e.  $\text{TiB}_2$  9-15  $\mu\Omega\text{cm}$ ,  $\text{ZrB}_2$  7-10  $\mu\Omega\text{cm}$  and  $\text{HfB}_2$  10-12  $\mu\Omega\text{cm}$  (isomorphous with  $\text{TiB}_2$  and  $\text{ZrB}_2$ ). However, for thin films these values are usually larger since both the crystallographic structure including grain size and porosity, stoichiometry and contaminants (such as oxygen incorporated during some deposition processes) affect the electrical conductivity. The lowest resistivity values of thin films after annealing found in the literature are 36  $\mu\Omega\text{cm}$  for  $\text{TiB}_2$  [29] and 25  $\mu\Omega\text{cm}$  for  $\text{ZrB}_2$  [30] but larger values 500  $\mu\Omega\text{cm}$  for  $\text{TiB}_2$  or 250  $\mu\Omega\text{cm}$  for  $\text{ZrB}_2$  were also reported. Selection of these borides is also based on their thermodynamic stability that will limit outdiffusion of boron during thermal annealing therefore ensuring formation of ultra shallow junctions with very high surface concentrations, which are necessary in ohmic contact formation. On the other hand, with smaller or no B outdiffusion, Schottky barriers will be formed, which would have low leakage currents due to thermal stability of the compounds that would not degrade the interface roughness. The stability of stoichiometric  $\text{TiB}_2$  films has been shown up to 1092 °C [31].

## 2. EXPERIMENTAL PROCEDURES

We used low doped (100) Si epitaxial wafers both p-type and n-type. They were cleaned using (old) IMEC clean  $\text{H}_2\text{SO}_4$ :  $\text{H}_2\text{O}_2$  (4:1), DI rinse, and HF (0.5%) and 0.1% IPA in DI water. Alternatively, we also used vapor HF etching (1:10 HF in  $\text{H}_2\text{O}$ ) for 60 sec prior to the deposition process. Electron beam evaporation at 8 keV was used for deposition of all boride layers from melted chunks of  $\text{TiB}_2$ ,  $\text{ZrB}_2$ , and  $\text{HfB}_2$ . Base pressure was in the range of high  $1 \cdot 10^{-5}$  Pa and the deposition pressure did not exceed  $2.5 \cdot 10^{-4}$  Pa. The deposited films were from 20 to 100 nm thick with or without a 5 nm Si capping layer deposited in-situ by e-beam for oxidation protection during annealing. Test structures were patterned using photolithography with wet etching for the film removal.  $\text{TiB}_2$  was etched in  $\text{H}_2\text{O}_2$ , while  $\text{HfB}_2$  and  $\text{ZrB}_2$  were etched in  $\text{H}_2\text{O}_2$  with 5% HF. Rapid thermal processing was performed on patterned and unpatterned films in the same RTP runs in an  $\text{N}_2$  ambient. We used temperatures of 700-1100 °C for 1-10 sec. Electrical characterization included measurements of test structures by I-V and C-V in reverse and forward directions as well as sheet resistance. We analyzed formation of ohmic contacts using p-type patterned wafers with various dot sizes. Diode structures were tested using n-type wafers to



**Fig. 1.** TEM micrographs of a deposited  $\text{TiB}_2$  layer with diffraction pattern: low resolution (a), and high resolution (b).


monitor changes in Schottky contact properties as a function of annealing conditions and/or subsequent formation of p-n junctions.

Various characterization steps such as XPS, RBS, TEM, SIMS, and XRD were performed on selected samples to assess information related to possible changes in boride composition, structure, and dopant outdiffusion as well as to monitor oxidation susceptibility.


### 3. RESULTS AND DISCUSSION

The deposited films of diborides were tested before and after annealing to verify film uniformity and com-

position including contamination by oxygen, which otherwise would deteriorate resistivity. Deposited thin films of diborides were uniform in thickness and their structure was amorphous as confirmed by cross section TEM micrographs with small size diffraction patterns (Fig. 1). Cleaning steps used prior deposition as well as evaporation conditions of these high melting point materials did not degrade interface quality. From the XPS and RBS results, we conclude that the films were uniformly stoichiometric. Fig. 2 shows RBS spectra of  $\text{TiB}_2$  both after e-beam deposition and subsequent annealing in RTP at high temperatures. Very similar RBS results were



**Fig. 2.** RBS spectra of  $\text{TiB}_2$  layers after deposition and after RTP annealing at various temperatures: 950 °C, 1000 °C, and 1100 °C.




**Fig. 3.** XPS spectra for  $\text{ZrB}_2$  as deposited, (a) and annealed at 1000 °C for 1s, (b).

obtained also for  $\text{ZrB}_2$  and stoichiometric  $\text{HfB}_2$  (not shown here) confirming high thermodynamic stability of diborides in an oxygen free ambient. An important aspect of such stability for device application is an improved surface roughness at the contact interface with Si compared to the silicide/Si interface, which due to roughness, could increase leakage currents and/or affect energy barrier heights as well as their homogeneity. On the other hand, its drawback is that a nonintimate contact can be formed with an interfacial layer that would change the barrier height and ideality coefficient  $n$ . Oxygen contamination, which was observed in XPS analyzes in deposited and annealed films was limited only to the surface of the films as shown for  $\text{ZrB}_2$  in Fig. 3 while bulk of the film showed unchanged composition. Similar behavior was observed for  $\text{TiB}_2$  (Fig. 4) where RTP annealing, even at high temperatures did not change the stoichiometry or thickness of the films recorded by XPS. Within resolution limits of XPS we did not detect silicide formation at the silicon surface. Despite higher susceptibility to oxygen degradation in  $\text{TiB}_2$  than in  $\text{ZrB}_2$ , formation of B and Ti oxides was identified also only at the surface layer (Fig. 5). A thin silicon cap deposited on the boride layer effectively would prevent oxygen incorporation.


Electrical measurements done for all borides deposited on n- and p-type silicon with epi- layers

and annealed at various RTP conditions included I-V and C-V characteristics. Fig. 6 shows formation of ohmic contacts with resistance decreasing with temperature and time of RTP. Sheet resistance, which decreases up to 3 times after RTP annealing (down to  $50 \mu\Omega\text{cm}$  for  $\text{TiB}_2$ ), is partly credited for the improvement such ohmic behavior. It can be linked to film recrystallization since increasing grain growth improves properties of carrier transport. Recrystallization was clearly detected in all our films with the grain size correlated both with the annealing and deposition conditions. Small size diffraction patterns (DP) identified polycrystalline growths of  $\text{TiB}_2$ ,  $\text{ZrB}_2$ , and  $\text{HfB}_2$  in respective films. We did not detect (DP) silicides even for the largest thermal budget processes.


The corresponding specific contact resistance obtained after annealing of borides on p-type Si with test structures made of dots of six different sizes resulted in the  $R_c$  values decreasing down to  $2 \cdot 10^{-6} \Omega\text{cm}^2$  with increasing thermal budget of RTP. Since contact resistance depends both on barrier height and dopant concentrations at the M/S interface, if  $R_c$  changes one could expect a metal work function change and increased [32] concentration of B due to outdiffusion. Work function changes can occur due to recrystallization, which causes a well-documented crystal orientation effect. On the other hand, B outdiffusion was found to be quite small (if any)




**Fig. 4.** XPS spectra with depth profiling of  $TiB_2$  layer annealed at  $1050\text{ }^\circ\text{C}$  for 1 sec. Spectra of constituent elements B, Ti as well as Si are also profiled in the films.



**Fig. 5.** XPS spectra obtained for the surface layer of the  $TiB_2$  film annealed at  $1050\text{ }^\circ\text{C}$  for 1s show formation of both boron oxide and titanium oxide.




**Fig. 6.** I-V characteristics for TiB<sub>2</sub> contacts on p-type Si annealed at various thermal conditions of RTP.




**Fig. 7.** SIMS depth profiles of B obtained after RTP annealing and after stripping the metal layer prior to the analyses.

based on SIMS results shown in Fig. 7 after TiB<sub>2</sub> annealing at 1000 °C for 5 s. High surface concentrations seen in B profiles could be due to a residual TiB<sub>2</sub> left on the Si surface during incomplete etching prior SIMS analyses. Since the compounds had stoichiometric compositions to ensure thermal stability of diborides such limited outdiffusion is justified. On the other hand, much lower stability can be observed in boron rich compounds or metal rich borides, which would result in B outdiffusion and silicide formation, respectively. Indeed, we observed such effects in selected deposition processes, which led to clear junction formation with strong diffusion enhancement (not shown here).


To determine barrier heights in a M/S contact system one would use C-V measurements rather than I-V characteristics [33]. In I-V measurements, inhomogeneity of the Schottky barrier, interfacial layer and charges can affect derived barrier heights [34,35]. Ideality coefficient *n* can be also used as a measure of M/S contact quality such as barrier uniformity, presence of interfacial layer, Fermi level pinning, etc. Fig. 8 shows I-V characteristics obtained for TiB<sub>2</sub> on n-type Si after annealing in various thermal conditions. All plots show similar diode behavior, with high barrier heights (ex. 0.96 eV for both 1050 °C/5s and 900 °C/3s). Ideality factor *n* varied



**Fig. 8.** I-V characteristics for TiB<sub>2</sub> deposited on n-type silicon and annealed in RTP processes at 900-1000 °C for 1-5 sec. The size of the dots was 8·10<sup>-4</sup> cm<sup>2</sup>.



**Fig. 9.** TEM cross section with diffraction pattern of  $\text{TiB}_2$  deposited on Si and annealed at  $950^\circ\text{C}$  for 5 sec, (a), and annealed at  $1100^\circ\text{C}$  for 5 sec. (b). The corresponding as-deposited film was shown in Fig. 1.



**Fig. 10.**  $1/C^2$  dependence on voltage of  $\text{TiB}_2$  contacts annealed at various RTP thermal conditions. Increasing barrier heights are calculated from extrapolation lines.

from 1 as in a perfect Schottky diode to larger values up to 1.3 indicating interface degradation.

TEM cross section (Fig. 9a) illustrates changes in the crystallographic structure within the annealed layers and local interfacial degradation for TiB<sub>2</sub> that can be responsible for the measured I-V characteristics. More pronounced changes are observed at higher temperatures (Fig. 9b) i.e. 1100 °C for 5s, which roughens the interface [36] and results in increased leakage currents. Schottky diode behavior can be analyzed using high frequency C-V characteristics in reverse direction to determine barrier heights. However, the influence of frequency and conductance should be taken into experimental consideration. Capacitance dependence on voltage in Fig. 10 clearly shows changes of the barrier heights that depend on annealing temperatures. Derived values of barrier heights vary from 0.48 eV at very low temperatures to 0.73-0.96 eV at higher temperatures. High thermal stability of these borides may be beneficial in formation Schottky diodes for S/D regions of MOS transistors.

#### 4. CONCLUSIONS

Diborides of Ti, Zr and Hf were tested as contact materials to be integrated with ultra shallow junctions and/or for Schottky diode formation. All borides used in this project showed ohmic behavior on p-type silicon with currents improving by thermal annealing. Sheet resistance and contact resistance values were decreasing with annealing. On n-type silicon, Schottky diodes were formed with high energy barriers. Boron outdiffusion was very limited, if any, for stoichiometric diborides. High temperatures do not lead to decomposition of the borides but cause strong recrystallization.

#### ACKNOWLEDGMENT

The authors would like to thank International SEMATECH for the support of this work under Project # FEPD005.

#### REFERENCES

- [1] W. Taylor, M. J. Rendon, F. Verret, J. Jiang, C. Capasso, D. Sing, J.-J. Nguyen, J. Smith, E. Lukovski, A. Martinez, J. Schaeffer and P. Tobin // *Mat. Res. Soc. Symp. Proc.* **810** (2004) C1.1.1.
- [2] C. Fenouillet-Belanger, T. Skotnicki, S. Monfray, N. Carriere and F. Boeuf // *Solid-State Electronics* **48** (2004) 961.
- [3] M. Y Kwong, C-H. Choi, R. Kasnavi, P. Griffin and R. W. Dutton // *IEEE Trans. Electron Dev.* **49** (2002) 1219.
- [4] S.D. Kim and J. C. S. Woo, In: *Extended Abstracts of Internal. Workshop on Junction Technology*, (2002), p. S1-1.
- [5] M.Y. Kwong, R. Kasnavi, P. Griffin, J. D. Plummer and R. Dutton // *IEEE Trans. Electron Dev.* **49** (2002) 1882.
- [6] T.E. Haynes, D.J. Eaglesham, P.A. Stolk, H.-J. Gossmann, D.C. Jacobson and J.M. Poate // *Appl. Phys. Lett.* **69** (1996) 1376.
- [7] A. Agarval, H.-J. Gossmann and D.J. Eaglesham // *Appl. Phys. Lett.* **74** (1999) 2331.
- [8] L. Pelaz, V. C. Venezia, H.-J. Gossmann, G. H. Gilmer, A. T. Fiory, C. S. Rafferty, M. Jaraiz and J. Barbolla // *Appl. Phys. Lett.* **75** (1999) 662.
- [9] R. Lindsay, B. Pawlak, J. Kittl, K. Henson, C. Torregiani, S. Giangrandi, R. Surdeanu, W. Vandervorst, A. Mayur, J. Ross, S. McCoy, J. Gelpey, K. Elliott, X. Pages, A. Satta, A. Lauwers, P. Stolk and K. Maex // *Mat. Res. Soc. Symp. Proc.* **765** (2003) D. 7.4.1.
- [10] S-D. Kim, C-M.Park and J. C. S. Woo // *IEEE Trans. Electron Dev.* **49** (2002) 1748.
- [11] S. Gannavaram, N. Pesovic and M. C. Ozturk // *Int. Electron Device Mtg. IEDM* (2000) 437.
- [12] M. C. Ozturk, J. Liu and H. Mo // *Int. Electron Device Mtg. IEDM* (2003) p. 20.5.1.
- [13] Y.-C. Yeo, V. Subramanian, J. Kedzierski, P. Xuan, T.-J. King, J. Bokor and C. Hu // *IEEE Trans. Electron Dev.* **49** (2002) 279.
- [14] M. C. Ozturk, J. Liu, H. Mo and N. Pesovic // *Int. Electron Device Mtg. IEDM* (2002) p. 14.6.1.
- [15] H. Park, W. Rausch, H. Utomo, K. Matsumoto, H. Nii, S. Kawanaka, P. Fisher, S.-H. Oh, J. Snare, W. Clark, A. C. Mocuta, J. Holt, R. Mo, T. Sato, D. Mocuta, B.H. Lee, O. Dokumaci, P. O'Neil, D. Brown, J. Suenaga, Y. Li, L. Brown, J. Nakos, K. Hathorn, P. Ronsheim, H. Kimura, B. Doris, G. Sudo, K. Scheer, S. Mittl, T. Wagner, T. Umebayashi, M. Tsukamoto, Y. Kohyama, J. Cheek, I. Yang, H. Kuroda, Y. Toyoshima, J. Pellerin, D. Schepis, P. Agnello and J. Welser // *Int. Electron Device Mtg. IEDM* (2003) p. 27.4.1.
- [16] M. Jurczak, T. Skotnicki, M. Paoli, B. Tormen, J.L. Regolini, D. Dutartre, P. Ribot, D. Lenoble, R. Pantel and

- S. Monfray // *IEEE Trans. El. Devices* **47** (2000) 2179.
- [17] S. Monfray, T. Skotnicki, C. Fenouillet-Beranger, N. Carriere, D. Chanemougame, Y. Morand, S. Descombes, A. Talbot, D. Dutartre, C. Jenny, P. Mazoyer, R. Palla, F. Leverd, Y. Le Friec, R. Pantel, S. Borel, D. Luis and N. Buffet // *Solid State Electronics* **48** (2004) 887.
- [18] M. Jurczak, T. Skotnicki, R. Gwoziecki, M. Paoli, B. Tormen, P. Ribot, D. Dutartre, S. Monfray and J. Galvier // *IEEE Trans. El. Devices* **48** (2001) 1770.
- [19] W. J. Taylor, E. Verret, C. Capasso, J-Y. Nguyen, L. B. La, E. Luckowski, A. Martinez, C. Happ, J. Schaeffer, M. Raymond and P. Tobin, In: *Proc. of the Fourth International Workshop on Junction Technology*, (2004), p. 107.
- [20] J.-Y. Tsai, J. Sun, K.F. Yee and C.M. Osburn // *IEEE Electron Dev. Lett.* **17** (1996) 331.
- [21] S-D. Kim, C-M. Park and J. C. S. Woo // *IEEE Trans. Electron Devices* **49** (2002) 457.
- [22] S-D. Kim, C-M. Park and J. C. S. Woo // *IEEE Trans. Electron Devices* **49** (2002) 467.
- [23] V. Aubry-Fortuna, O. Chaix-Pluchery, F. Fortuna, C. Hernandez, Y. Campidelli and D. Bensahei // *J. Appl. Phys.* **91** (2002) 5468.
- [24] E. Dubois and G. Larrieu // *Solid State Electronics* **46** (2002) 997.
- [25] C. Wang, J. P. Snyder and J.R. Tucker // *Appl. Phys. Lett.* **74** (1999) 1174.
- [26] E. Dubois and G. Larrieu // *J. Appl. Phys.* **96** (2004) 729.
- [27] S. Zhu, H. Y. Yu, S. J. Whang, J. H. Chen, C. Shen, C. Zhu, S. J. Lee, M. F. Li, D. S. H. Chan, W. J. Yoo, A. Du, C. H. Tung, J. Singh, A. Chin and D.L. Kwong // *IEEE Electrcon Device Lett.* **25** (2004) 268.
- [28] S. Zhu, H. Y. Yu, J. D. Chen, S. J. Whang, J. H. Chen, C. Shen, C. Zhu, S. J. Lee, M. F. Li, D. S. H. Chan, W. J. Yoo, A. Du, C. H. Tung, J. Singh, A. Chin and D. L. Kwong // *Solid State Electronics* **48** (2004) 1987.
- [29] C. Choi, G.S. Xing, G. Ruggles and C.M. Osburn // *J. Appl. Phys.* **69** (1991) 7853.
- [30] J.R. Shapiro, J.J. Finnegan and R.A. Lux // *J. Vac. Sci. Technolol. B* **4** (1986) 1409.
- [31] J. G. Ryan, S. Roberts, G. J. Slusser and E. D. Adams // *Thin Solid Films* **153** (1982) 329.
- [32] M.C. Li, L. C. Zhao and X. K. Chen // *J. Phys. D. Appl. Phys.* **36** (2003) 2347.
- [33] J. P. Sullivan, R. T. Tung, D. J. Eaglesham, F. Schrey and W. R. Graham // *J. Vac. Sci. Technol. B* **11** (1993) 1546.
- [34] R. T. Tung // *Phys. Rev. B* **45** (1992) 13509.
- [35] T.R. Tung // *J. Vac. Sci. Technol. B* **11** (1993) 1546.
- [36] Y. Muira, K. Hirose, K. Aizawa, N. Ikarashi and H. Okabayashi // *Appl. Phys. Lett.* **61** (1992) 1057.