

APPLICATIONS OF METALLIC BORIDES FOR GATE ELECTRODES IN CMOS INTEGRATED CIRCUITS

W. Zagozdzon-Wosik¹, C. Darne¹, D. Radhakrishnan¹, I. Rusakova²,
P. van der Heide³, Z.-H. Zhang², J. Bennett⁴, L. Trombetta¹, P. Majhi² and
D. Matron⁵

¹ECE Department, University of Houston 4800 Calhoun Rd, Houston, TX 77204, USA

²Texas Center for Superconductivity and Advanced Materials, University of Houston 4800 Calhoun Rd, Houston, TX 77204, USA

³Chemistry Department, University of Houston, 4800 Calhoun Rd, Houston, TX 77204, USA

⁴International SEMATECH, 2706 Montopolis, Austin, TX, USA

⁵Dept of Radiology, UTHSCSA, 7703 Floyd Curl Drive, San Antonio, TX 78229-3900, USA

Received: December 15, 2004

Abstract. We studied the behavior of metallic diborides TiB_2 , ZrB_2 and HfB_2 for potential applications as metal gates in Complementary Metal Oxide Semiconductor (CMOS) integrated circuits (IC). The diborides films (20-70 nm) were deposited by e-beam evaporation on thin 20-100 Å thermal oxides. We evaluated work function values of the borides and based on MOS capacitors measurements we found compatibility with p-type Metal Oxide Semiconductor (PMOS) transistors for the annealed gates fabricated with ZrB_2 .

Compatibility of these metal gates with the IC processing was tested using rapid thermal processing (RTP) in temperatures of up to 1100 °C. Electrical characterization of the capacitors included capacitance–voltage (C-V), conductance-voltage (G-V), and current-voltage (I-V) measurements. They were complemented by sheet resistance measurements. For material characterization, we used Rutherford Backscattering (RBS), X-ray diffraction (XRD), secondary ion mass spectroscopy (SIMS), cross-section transmission electron microscopy (TEM), and X-ray photoelectron spectroscopy (XPS) to determine stoichiometry, composition, and crystallographic structure of the processed films as well as possible B outdiffusion. These techniques confirm very high thermal stability of stoichiometric diborides that allows for preserving the sharp interface of metallic gates with the underlying dielectric layer without its degradation during high temperatures RTP. All films undergo recrystallization, detected by XRD as well as by TEM and electron diffraction, which depends on thermal budget of RTP. Decreasing resistivity also results from the grain growth. However, electrical measurements of the test structures after annealing show positive shifts of flatband voltages, which depend on boride type and process conditions.

1. INTRODUCTION

Scaling of metal oxide semiconductor field effect transistors (MOSFET) in CMOS integrated circuits requires significant modification of the gate electrode in sub-90 nm node transistors. Highly doped p+ and n+ polysilicon layers used in PMOS and NMOS transistors, respectively will be replaced by metals to eliminate poly-Si depletion at the inter-

face with dielectric. This effect leads to a decrease of the gate capacitance that for thin gate oxides leads to degradation of device transconductance and limits drive currents. It increases with decreasing gate length due to fringing fields at the gate edges [1,2]. Higher doping levels in poly-Si gates that might alleviate poly-Si depletion are unacceptable due to enhanced dopant (B) outdiffusion into the gate dielectric and channel region [3].

Corresponding author: W. Zagozdzon-Wosik, e-mail: wwosik@uh.edu

The new metals should have the same work function Φ_m values as the polysilicon gates and should be equally stable in thermal processing. The requirement of high thermal stability [4] is critical in the gate-first fabrication since high temperatures during source/drain annealing might degrade the metal/dielectric stack via oxidation, recrystallization, reaction with silicon and/or reaction with the new dielectric. In the gate last concept, process integration issues related to deposition/etching and compatibility with the existing layers are more important and very difficult.

A summary of widely studied gate metal candidates both on high k dielectric and oxide have been recently published with the emphasis on stability and electrical properties [5,6]. Studies [7] include metal nitrides [8-10] known as effective diffusion barriers, various highly conductive alloys [11] such as Ru and Ru-Ta based materials [12,13], and finally silicides recently introduced for doped polysilicon gates in a self aligned process. Nitrides, as gate materials frequently show a dependence of work function on processing conditions [14]. This may originate from the formation of an interlayer [15] at the interface between the dielectric and metal during thermal annealing and/or from crystallization of the films [16]. It was also postulated that Fermi-level pinning [17-20] might be responsible for such Φ_m changes, which in high k dielectrics (but not in SiO_2) can be due to metal induced gap states (MIGS) or intrinsic states in the bandgap. In SiO_2 , extrinsic states that are generated by metal-silicon interaction at high T annealing, were shown to be responsible for such changes of Φ_m [21-23].

Dual gates for PMOS (~ 5 eV) and NMOS (~ 4 eV) transistors can be obtained using alloys whose composition is specified either during deposition or during annealing of deposited constituent layers. Compositional changes in nitrides due to the N content such as in TiN deposition processes has been used to meet the requirements for tunable gates. Reaction of TaN with C to produce TaCN for PMOS gates and TaSiN [24] for NMOS gates is another option for CMOS metallic gates [25]. Ternary nitrides $\text{Ti}_{1-x}\text{Al}_x\text{N}_y$ (5.1 eV) [26] and TaSi_xN_y were reported as stable up to 950 °C [27]. A newly widely tested approach is fully silicided (FUSI) doped polysilicon [28], which due to dopant segregation at the interface with dielectric allow for tuning work functions to the required values of CMOS [29]. Silicides such as NiSi [30-32] PtSi as well as HfSi [33] have shown compatibility with CMOS technology.

In this work we used diborides known for their superior bulk resistivity (TiB_2 9-15 $\mu\Omega\text{cm}$, ZrB_2 7-10 $\mu\Omega\text{cm}$ and HfB_2 10-12 $\mu\Omega\text{cm}$) and high thermal stability. However, reported resistivity for thin films range from 500 $\mu\Omega\text{cm}$ for as-deposited TiB_2 , 250 $\mu\Omega\text{cm}$ for ZrB_2 to 36 $\mu\Omega\text{cm}$ for TiB_2 [34] and 25 $\mu\Omega\text{cm}$ for ZrB_2 [35]. The lowest film resistivity 8 $\mu\Omega\text{cm}$ was obtained for epi-layers of ZrB_2 . Deposition conditions and annealing affect resistivity through crystallographic structure including grain size and porosity, stoichiometry and purity (such as oxygen incorporated during deposition processes).

Stoichiometric diborides are thermally stable [36-39] (ex. 1000 °C 1 hr annealing [40]) with very high melting temperatures. Their thermodynamic stability is comparable or better than that of nitrides or silicides (ex. ΔH [kcal/mol] -77.4 TiB_2 , -80.4 TiN, and -32 TiSi_2 ; -85.6 HfB_2 , -54 HfSi_2). Self-diffusion of B in TiB_2 is slow at 1000 °C (250 nm in 13 hrs) and increases at 1400 °C and 1600 °C [41] while outdiffusion in RTP [42] is negligible. Less stable metal rich borides form silicides with silicon and diboride at elevated temperatures [43] while boron rich borides release dopant and form stable TiB_2 . Work function values for TiB_2 (C-V, Fowler-Nordheim tunneling, contact resistance) show that the work function of CVD deposited layers varies from 4.75 to 5 eV. Borides are very hard and show maximum corrosion resistance. Chemical stability increases from TiB_2 through ZrB_2 to HfB_2 . Reported application of TiB_2 was an efficient diffusion barrier for Cu but at lower temperatures [44]. We have also demonstrated excellent thermal stability of a TiB_2 diffusion barrier on Si in RTP [45].

2. EXPERIMENTAL PROCEDURE

Low doped (100) Si wafers both p/p+ and n-type were used for fabrication of capacitors. Thin oxides layers (2 to 10 nm) were fabricated at International SEMATECH using in situ steam generation (ISSG) [46]. Boride layers were deposited by electron beam evaporation at 8 keV from premelted borides chunks. Base pressure in the evaporator was maintained in the high $1 \cdot 10^{-4}$ Pa range and up to $2.5 \cdot 10^{-4}$ Pa during the deposition. Melting point of HfB_2 is the highest of all other borides so the deposition conditions during e-beam evaporation requires the highest power levels. That imposes more stringent requirements for high vacuum to limit contamination levels. The deposited films were 20-70 nm thick. Capacitors with varying area ($3.4 \cdot 10^{-4}$ to $1.8 \cdot 10^{-3}$ cm^2) were patterned using photolithography with wet etching in




Fig. 1. TEM micrograph and a corresponding diffraction pattern of a TiB_2 layer after annealing at 1100°C for 1 s.

30% H_2O_2 for TiB_2 and 30% H_2O_2 with 5% HF for ZrB_2 and HfB_2 .

Rapid thermal processing at 900°C - 1100°C for 1-40 sec was performed in an N_2 ambient. Additional forming gas annealing at 400°C for 30 min was done after RTP steps for selected samples. Ohmic contacts to MOS capacitors were made by striping the backside oxide and by applying an Ag paste. The capacitors were tested before and after RTP using capacitance-voltage, conductance-voltage, and current-voltage measurements. Unpatterned as-deposited and/or annealed layers were tested for sheet resistance and were analyzed by XPS, SIMS, XRD, RBS and cross section TEM.

3. RESULTS AND DISCUSSION

E-beam evaporation results in stoichiometric compositions of diborides as predicted by their respective phase diagrams. This was verified by XPS depth profiling. The layers were metallic, very hard and uniform in thickness with good adhesion to the substrate. Cross section TEM showed that they were amorphous. Resistance of deposited borides films (ex. from $150\ \mu\Omega\text{cm}$ and $300\ \mu\Omega\text{cm}$ in the case of

TiB_2) decreases (to $50\ \mu\Omega\text{cm}$ and $180\ \mu\Omega\text{cm}$, respectively) during subsequent annealing, but depends strongly on vacuum quality in the e-beam chamber ($7.4 \cdot 10^{-5}\ \text{Pa}$ and $1.5 \cdot 10^{-4}\ \text{Pa}$, respectively) during film deposition. Films deposited at the lowest pressures result in the lowest resistance and show fast decrease of resistivity when annealed in RTP. The lowest resistivity obtained after annealing for ZrB_2 was $66\ \mu\Omega\text{cm}$, while for HfB_2 it was $192\ \mu\Omega\text{cm}$. For example, RTP decreases the resistance by as much as 3 times for ZrB_2 (from $70\ \Omega/\text{sq}$ to $25\ \Omega/\text{sq}$ for $400\ \text{\AA}$). Lower resistance indicates higher purity and corresponds to strong recrystallization of the films. We observed borides recrystallization during RTP and a corresponding resistance decrease with no degradation of the gate dielectric (such as stretch-out of a C-V characteristics, leakage currents, or a decreased accumulation capacitance) except for the highest temperatures (1100°C). Higher thermal budget process leads to larger grain growth as seen in high resolution TEM (HRTEM) and corresponding diffraction patterns. Fig. 1 shows HRTEM cross section of annealed TiB_2 (1100°C , 1 s) with large grain growth and a smooth interface with oxide. Oxide thickness remained the same as deposited (not shown here). We confirmed diborides formation by identifying small spot diffraction patterns. Hexagonal TiB_2 was identified by the following lattice constants $a=3.038\ \text{\AA}$ and $c=3.27\ \text{\AA}$. Within the films, there is no preferential orientation of the grains or nonuniformity in the grain distribution. Both XPS and RBS results also show good stability of deposited films in RTP.

Grain growth can be related to the work function modification caused by orientation effects [47] as seen in high-resolution work function measurements in single grains using the Kelvin probe microscope [48]. Work function anisotropy causes unpredictability of the work function in processed devices. It originates in deposition [49], where various techniques [50] (physical vapor deposition, chemical vapor deposition, atomic layer deposition, etc.) or even only various process conditions [4] (rate, etc.) used for the same material result in different properties. Variations in work function values related to crystallographic orientations predicted theoretically and verified experimentally [51] can be as large as 1 eV [52,53]. A contribution from a thin nanometer layer can change the work function [54] so the reaction at the metal-oxide interface of the device can indeed change the device operation.

C-V measurements were performed at 1MHz, 100 Hz, and 10 Hz using a parallel conductance/




Fig. 2. C-V characteristics for TiB_2 gates obtained before and after annealing at 1000 °C for 5 s. Both high and low frequencies were used in the measurements.

capacitance model. Fig. 2 shows C-V results for TiB_2 , where the frequency dispersion in accumulation capacitance indicates parasitic series resistance while frequency influence in the V_{FB} shift indicates the presence of interface traps. Annealing reduces the resistance (seen as a difference in 1MHz plots before and after annealing compared with the low frequency plots) but the oxide thickness does not change as seen by constant accumulation capacitance at low frequencies. That means that there is no interlayer formation at the metal-oxide interface that would lead to dielectric formation. However, there is a positive shift in the flatband voltage of about 0.2 V that may indicate a work function change, or a decrease in a positive charge, and/or B diffusion due to annealing. Since a similar shift of 0.2 eV was seen by Kelvin probe for TiB_2 it appears to be related to the work function change. Similar behavior was observed for other borides where C-V shifts were obtained; however, these changes were larger than for TiB_2 . Fig. 3 illustrates such a behavior for ZrB_2 where a V_{FB} determined for equivalent oxide thickness (EOT) results in Φ_m varying from 4.38 eV to 4.85 eV after annealing at 1000 °C. This shift was very reproducible for ZrB_2 gates deposited on p-type Si in several processes and did not depend on oxide thickness. An

increase in the barrier height due to annealing is confirmed by Fowler-Nordheim tunneling (F-N) [55,56] for deposited and annealed samples using RTP 1000 °C 10 s (Fig. 4). Decreasing injection current from the gate in the annealed samples indicates that the barrier height at the metal-oxide interface increases due to annealing. Similar effects




Fig. 3. Flatband voltage dependence on effective oxide thickness for ZrB_2 electrodes obtained before and after annealing in RTP.




Fig. 4. F-N characteristics obtained for ZrB₂ gates before and after annealing in RTP.

of work function changes were also observed for nitride gates [57-59]. We used the determined work function values to simulate C-V characteristics of a capacitor with a ZrB₂ gate using quantum mechanical effects (NIST program). The results of theoretical calculation are shown in Fig. 5 together with experimental results obtained using ZrB₂ as an electrode.

It is important to monitor the stability of metal gates at high temperatures as it may lead to oxide degradation. From the conductance measurements (corrected for series resistance to better present the interface traps) shown in Fig. 6, we can conclude that the diborides do not contribute to trap generation during annealing as seen in a decreased




Fig. 5. Comparison of C-V characteristics simulated using barrier height of 3.93 eV and experimentally obtained for ZrB₂ electrodes.




Fig. 6. Conductance-voltage characteristics obtained for ZrB₂ before and after RTP annealing.




Fig. 7. RBS spectra for ZrB_2 deposited on 80 Å oxide and annealed in RTP.




Fig. 8. RBS spectra for HfB_2 deposited on 60 Å oxide and annealed in RTP using various thermal conditions.




Fig. 9. SIMS depth profiles of B obtained after annealing of ZrB₂ in RTP.




Fig. 10. SIMS depth profiles for HfB₂ gates obtained after RTP.

conductance peak within the depletion. A shift in G-V characteristics reproduces the shift in the flatband voltage in C-V characteristics due to RTP annealing.

Stability of MeB₂ was verified in experiments using films of various thicknesses and processed in various thermal conditions. Our results confirm the uniformity of the layer composition and structure both in the bulk and at the interface with the dielectric. RBS spectra (Fig. 7) obtained for ZrB₂ show no changes in composition and layer thickness processed at 1000 °C for 10 s. Very similar

results were also obtained for other borides: TiB₂ and HfB₂ (Fig. 8). Low angle of the beam detection was used to ensure high depth resolution in each case.

Since borides were used as gate electrodes, we monitored plausible B outdiffusion that might occur should compound decomposition take place. Stoichiometric diborides MeB₂ [60] have high thermodynamic stability and very low diffusivity of B $\approx 10^{-17}$ cm²/s at 1000 °C [41]. Nonstoichiometric borides, on the other hand, such as boron rich or titanium rich ones are much less stable. Reactions leading to stable MeB₂ with simultaneous B diffusion (in B rich films) or silicide formation (in Me rich films) have been observed [61] in annealing at 1000 °C for 1 hr. If outdiffusion of B occurs, degradation of the dielectrics [62] would follow with possible channel doping. An example of B profiles is shown Fig. 9 after ZrB₂ annealing and chemical stripping of the ZrB₂ layer before SIMS profiling. These profiles are possibly due to a residual ZrB₂ left on the surface after etching rather than a real B outdiffusion in the RTP conditions used. Similar results were obtained also for TiB₂ (not shown here). However, the stability is not unlimited and a sharp increase in the thermal budget (1000 °C 40 s) leads to B outdiffusion into Si. This is shown for HfB₂, where the stability shows degradation for high thermal budget RTP (Fig. 10) and very large B outdiffusion is detected. That may be caused by undetected nonstoichiometry, which could be related to difficult deposition conditions of HfB₂ due to its highest melting point compared to other studied diborides.




Fig. 11. Conductance results for HfB₂ as deposited on 40 Å oxide and annealed (w/o resistance corrections).




Fig. 12. TEM cross section at high resolution and diffraction pattern obtained for HfB_2 on 60 Å oxide after RTP.

Electrical measurements of HfB_2 show positive voltage shifts in C-V and in G-V characteristics that are larger than those for TiB_2 and ZrB_2 . However, there is no degradation in accumulation capacitance, indicating unchanged oxide thickness and no interface trap generation. A decrease of resistance is also seen in the conductance measurements (Fig. 11), which decreases in the accumulation range (i.e. at negative voltages) and show a decrease in the peak related to the interface traps. Leakage does not increase due to annealing.

Recrystallization of the HfB_2 films is very fast as seen in Fig. 12. A Cross section TEM micrograph shows a polycrystalline structure within a HfB_2 layer annealed at 1000 °C for 1s. SAED pattern confirms hexagonal structure of HfB_2 with lattice constants of $a = 3.13$ Å and $c = 3.48$ Å. The thickness of the oxide is the same as after deposition and surface roughness is not degraded by the grain penetration.

4. SUMMARY

MOS capacitors with gate electrodes made of diborides were tested for compatibility with the ITRS requirements for work function in PMOS transistors and for process integration constraints. Diborides deposited by e-beam evaporations result in stoichiometric composition, which ensures their thermal stability in subsequent thermal processes. Diborides are susceptible to oxidation during thermal processing so a neutral gas ambient should be used. There is no interfacial reaction with the oxide that would lead to changes of dielectric thickness. Strong recrystallization of the films was observed for all borides without damaging the interface with the gate oxide. A sharp decrease in the resistivity values during annealing is related to deposition and annealing conditions. A change in the effective work function is observed for all borides due to annealing.

metric composition, which ensures their thermal stability in subsequent thermal processes. Diborides are susceptible to oxidation during thermal processing so a neutral gas ambient should be used. There is no interfacial reaction with the oxide that would lead to changes of dielectric thickness. Strong recrystallization of the films was observed for all borides without damaging the interface with the gate oxide. A sharp decrease in the resistivity values during annealing is related to deposition and annealing conditions. A change in the effective work function is observed for all borides due to annealing.

ACKNOWLEDGMENT

The authors would like to thank International SEMATECH for the support of this work under Agreement # 306616-OF.

REFERENCES

- [1] C.-H. Choi, P.R. Chidambaram, R. Khamankar, C.F. Machala, Z. Yu and R.W. Dutton // *IEEE Trans. Electron Devices* **23** (2002) 224.
- [2] C.-H. Choi, P.R. Chidambaram, R. Khamankar, C.F. Machala, Z. Yu and R.W. Dutton // *IEEE Trans. Electron Devices* **49** (2002) 1227.
- [3] T. Aoyama, K. Suzuki, H. Tashiro, Y. Tada, H. Arimoto and K. Horiuchi // *IEEE Trans. Electron Devices* **49** (2002) 473.
- [4] C. Ren, H. Y. Yu, J. F. Kang, X. P. Wang, H. H. H. Ma, Yee-Chia Yeo, D. S. H. Chan, M.-F. Li and D.-L. Kwong // *IEEE Electron Device Lett.* **25** (2004) 580.
- [5] C. Cabral, C. Lavoie, A.S. Ozcan, R. S. Amos, V. Narayanan, E.P. Gusev, J.L. Jordan-Sweet and J. M. E. Harper // *J. Electrochem. Soc.* **151** (2004) F283.
- [6] Yee-Chia Yeo, Tsu-Jae King and Chenming Hu // *J. Appl. Phys.* **92** (2002) 7266.
- [7] Bing-Yue Tsui and Chih-Feng Huang // *IEEE Electron Device Lett.* **24** (2003) 153.
- [8] C. Ren, H. Y. Yu, J. F. Kang, X. P. Wang, H. H. H. Ma, Yee-Chia Yeo, D. S. H. Chan, M.-F. Li and D.-L. Kwong // *IEEE Electron Device Lett.* **25** (2004) 580.
- [9] H. Y. Yu, J. F. Kang, C. Ren, J. D. Chen, Y. T. Hou, C. Shen, M. F. Li, D. S. H. V. Chan, K. L. Bera, C. H. Tung and D.-L. Kwong // *IEEE Electron Device Lett.* **25** (2004) 70.
- [10] H. Yu Yu, M.-Fu Li and D.-L. Kwong // *IEEE Trans. on Electron Devices* **51** (2004) 609.
- [11] Bing-Yue Tsui and Chih-Feng Huang // *IEEE Electron Device Lett.* **24** (2003) 153.

- [12] V. Misra, H. Zhong and H. Lazar // *IEEE Electron Device Lett.* **23** (2002) 354.
- [13] J. Lee, H. Zhong, You-Seok Suh, G. Heuss, J. Gurganus, Bei Chen and V. Misra // *Int. Electron Devices Mtg., IEDM* (2002) p. 359.
- [14] Y.-S. Suh, H. Heuss and V. Misra // *J. Vac. Sci. Technol. B* **22** (2004) 175.
- [15] J. K. Schaeffer, S. B. Samavedam, D. C. Gilmer, V. Dhandapani, P. J. Tobin, J. Mogab, B. -Y. Nguyen, B. E. White, Jr., S. Dakshina-Murthy, R. S. Rai, Z. -X. Jiang, R. Martin, M. V. Raymond, M. Zavala, L. B. La, J. A. Smith, R. Garcia, D. Roan, M. Kottke and R. B. Gregory // *J. Vac. Sci. Technol. B* **21** (2003) 11.
- [16] P. Ranade, Y.-K. Choi, D. Ha, A. Agarwal, M. Ameen and T.-J. King // *Int. Electron Device Mtg. IEDM* (2002) p. 363.
- [17] H. Y. Yu, C. Ren, Yee-Chia Yeo, J. F. Kang, X. P. Wang, H. H. H. Ma, Ming-Fu Li, D. S. H. Chan and D.-L. Kwong // *IEEE Electron Device Lett.* **25** (2004) 337.
- [18] C. C. Hobbs, L. R. C. Fonseca, A. Knizhnik, V. Dhandapani, S. B. Samavedam, W. J. Taylor, J. M. Grant, L. G. Dip, D. H. Triyoso, R. I. Hegde, D. C. Gilmer, R. Garcia, D. Roan, M. L. Lovejoy, R. S. Rai, E. A. Hebert, Hsing-Huang Tseng, S. G. H. Anderson, B. E. White and P. J. Tobin // *IEEE Trans. Electron Devices* **51** (2004) 971.
- [19] C. C. Hobbs, L. R. C. Fonseca, A. Knizhnik, V. Dhandapani, S. B. Samavedam, W. J. Taylor, J. M. Grant, L. G. Dip, D. H. Triyoso, R. I. Hegde, D. C. Gilmer, R. Garcia, D. Roan, M. L. Lovejoy, R. S. Rai, E. A. Hebert, Hsing-Huang Tseng, S. G. H. Anderson, B. E. White and P. J. Tobin // *IEEE Trans. Electron Devices* **51** (2004) 978.
- [20] S. B. Samavedam, L. B. La, P. J. Tobin, B. White, C. Hobbs, L. R. C. Fonseca, A. A. Demkov, J. Schaeffer, E. Luckowski, A. Martinez, M. Raymond, D. Triyoso, D. Roan, V. Dhandapani, R. Garcia, S. G. H. Anderson, K. Moore, H. H. Tseng, C. Capasso, O. Adetutu, D. C. Gilmer, W. J. Taylor, R. Hegde and J. Grant // *Int. Electron Device Mtg. IEDM* (2003) p. 307
- [21] M. S. Joo, B. J. Cho, N. Balasubramanian and D. -L. Kwong // *IEEE Electron Device Lett.* **25** (2004) 716.
- [22] C. Ren, H. Y. Yu, J. F. Kang, Y.T. Hou, M -F. Li, W. D. Wang, D. S. H. Chan and D.-L. Kwong // *IEEE Electron Device Lett.* **25** (2004) 123.
- [23] Chang Seo Park, Byung Jin Cho and Dim-Lee Kwong // *IEEE Electron Device Lett.* **25** (2004) 372.
- [24] V. Narayanan, A. Callegari, F. R. McFeely, K. Nakamura, P. Jamison, S. Zafar, E. Carter, A. Steegen, V. Ku, P. Nguyen, K. Milloove, C. Cabral, M. Gribelyuk, C. Wajda, Y. Kawano, D. Lacey, Y. Li, E. Sikorski, E. Duch, H. Ng, C. Wann, R. Jammy, M. leong and G. Shahidi, In: 2004 Symp. on VLSI Technol (2004), p. 192.
- [25] J. Pan, C. Woo, M.-V. Ngo, J. Xie, D. Matsumoto, D. Murthy, J. S. Goo, Q. Xiang and M.R. Lin // *IEEE Trans. Electron Devices* **51** (2004) 581.
- [26] T.-H. Cha, D.-G. Park, T.-K. Kim, S.-A. Jang, I.-S. Yeo, J. -S. Roh and J. W. Park // *Appl. Phys. Lett.* **81** (2002) 4192.
- [27] D.-G. Park Tae-Ho Cha; Kwan-Yong Lim; Heung-Jae Cho; Tae-Kyun Kim; Se-Aug Jang; You-Seok Suh; Veena Misra; In-Seok Yeo; Jae-Sung Roh; Jin Won Park and Hee-Koo Yoon // *Int. Electron Device Mtg. IEDM* (2001) p. 30.6.1.
- [28] W. P. Maszara, Z. Krivokapic, P. King, J.-S. Goo and M.-R. Lin // *IEDM 2002. Digest. International Electron Devices Meeting* (2002) p. 367.
- [29] M. A. Pawlak, J. A. Kittl, O. Chamirian, A. Veloso, A. Lauwers, T. Schram, K. Maex and A. Vantomme // *Microelectronic Eng.* **76** (2004) 349.
- [30] J. H. Sim, H. C. Wen, J. P. Lu and D. L. Kwong // *IEEE Electron Device Lett.* **25** (2004) 610.
- [31] J. H. Sim, H. C. Wen, J. P. Lu and D. L. Kwong // *IEEE Electron Device Lett.* **24** (2003) 631.
- [32] C. Cabral, J. Kedzierski, B. Linder, S. Zafar, V. Narayanan, S. Fang, A. Steegen, P. Kozlowski, R. Carruthers and R. Jammy // *Digest of Tech. Papers. 2004 Symp. on VLSI Technol* (2004) p. 184.
- [33] Chang Seo Park, Byung Jin Cho and Dim-Lee Kwong // *IEEE Electron Device Lett.* **25** (2004) 372.
- [34] C. Choi, G. C. Xing, G. A. Ruggles and C. M. Osburn // *J. Appl. Phys.* **69** (1991) 7853.
- [35] J.R. Shapiro, J. J. Finnegan and R. A. Lux // *J. Vac. Sci. Technol. B* **4** (1986) 1409.

- [36] *Boron and Refractory Borides*, ed. by V.L. Matkovitch (Springer-Verlag, 1977).
- [37] W. Zagodzón-Wosik, R. Ranjit, D. B. Ravindranath, Z. Zhang, J. Charlson, I. Rusakova, P. van der Heide, L. Larson, J. Bennet, R. Tichy and M. Beebe // *10th IEEE Inter. Conf. of Adv. Thermal. Proc. of Sem., RTP 2002* (2002) p. 137.
- [38] P. Vajeeston, P. Ravindran, C. Ravi and R. Asokamani // *Phys. Rev. B* **63** (2001) 045115.
- [39] J. G. Ryan, S. Roberts, G. J. Slusser and E. D. Adams // *Thin Solid Films* **153** (1982) 329.
- [40] Y.-K. Lee // *J. Crystal Growth* **246** (2002) 113.
- [41] H. Schmidt, G. Borchardt, C. Schmalzried, R. Telle, S. Weber and H. Scherrer // *J. Appl. Phys.* **93** (2003) 907.
- [42] C. Choi, Q. Wang, C.M. Osburn, G.A. Ruggles and A.S. Shah // *IEEE Trans. El. Devices* **39** (1992) 2341.
- [43] Y.-K. Lee // *J. Mat. Science* **37** (2002) 515.
- [44] G.Sade and J.Pelleg // *Appl. Surf. Sci.* **91** (1995) 263.
- [45] W. Zagodzón-Wosik, I. Rusakova, S.R. Gooty, D. Marton, J.Li, Z.-H. Zhang, C.-H. Lin, R.J. Bleiler and D.X. Zhang // *Mater. Sci. in Semicond. Processing* **1** (1998) 243.
- [46] H. N. Al-Shareef, A. Karamcheti, T. Y. Luo, G. A. Brown, V. H. C. Watt, M. D. Jackson, H. R. Huff, R. Jallepaly, D. Noble, N. Tam and G. Miner // *Mat. Res. Soc. Symp.* **611** (2000) C7.15.1.
- [47] A. Yagishita T. Saito, K. Nakajima, S. Inumiya, K. Matsuo, T. Shibata, Y. Tsunashima, K. Suguro and T. Arikado // *IEEE Trans. Electron Dev.* **48** (2001) 1604.
- [48] S. Sadewasser, Th. Glatzel, R. Rusu, A. Jager-Wandau and M. Ch. Lux-Steiner, *Appl. Phys. Lett.* **80** (2002) 2979.
- [49] A. Ilie, A. Hart, A. H. Fewitt, J. Robertson and W.I. Mine // *J. Appl. Phys.* **88** (2000) 6002.
- [50] D.-G. Park, K.-Y. Lim, H.-J. Chio, T.-H. Cha, I.-S. Yeo, J.-S. Roh and J.-W. Park // *Appl. Phys. Lett.* **80** (2002) 2514.
- [51] C. J. Fall, N. Bingeeli and A. Bandereschi // *Phys. Rev. B* **61** (2000) 8489.
- [52] Y. Yamamoto and T. Miyokawa // *J. Vac. Sci. Technol. B.* **16** (1998) 2871.
- [53] C. J. Fall, N. Binggeli and A. Beldereschi // *Phys. Rev. B* **65** (2001) 045401.
- [54] U. Harms and R. B. Swarz // *Phys. Rev. B* **65** (2002) 085409.
- [55] K. Zhang and C. M. Osburn // *IEEE Trans. Electron Devivces* **42** (1995) 2181.
- [56] E. Rosenbaum and L. F. Register // *IEEE Trans. Electron Devices* **44** (1997) 317.
- [57] J. Westlinder, T. Schram, L. Pantisano, E. Cartier, A. Kerber, G. S. Lujan, J. Olsson and G. Groeseneken // *IEEE Electron Device Lett.* **24** (2003) 550.
- [58] J. Westlinder, G. Sjoblom and J. Olsson // *Microelectronic Eng.* **75** (2004) 389.
- [59] Y. S. Suh, G. P. Heuss and V. Misra // *Appl. Phys. Lett.* **80** (2002) 1403.
- [60] M. Mizuno, I. Tanaka and H. Adachi // *Phys. Rev. B* **59** (1999) 15033.
- [61] Y.-K. Lee // *J. Crystal Growth* **246** (2002) 113.
- [62] S.-W. Park, D.-J. Kim, Chan.-H. Lee, S.-C. Lee, N.-Y. Kwak, S.W. Shin, J.-H. Park, M.-S. Suh, Y.-T. Kong, C.-D. Dong and K.-S. Yang // *J. Electrochem. Soc.* **149** (2002) G441.